



U.S. Patent

Sep. 8, 1981

4,288,808




FIG. 1.




FIG. 2.

US-PAT-NO: 4288808

DOCUMENT-IDENTIFIER: US 4288808 A

TITLE: Circuit structures including integrated circuits

DATE-ISSUED: September 8, 1981

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE
------	------	-------	----------

COUNTRY RULE 47

Hantusch; Gerald H.	Cheadle	N/A	N/A
GB2	N/A		

ASSIGNEE INFORMATION:

NAME	CITY	STATE	ZIP CODE
------	------	-------	----------

COUNTRY TYPE CODE

International Computers	London	N/A	N/A
GB2	03		

Limited

APPL-NO: 6/005918

DATE FILED: January 23, 1979

FOREIGN-APPL-PRIORITY-DATA:

FOREIGN-PRIORITY:

FOREIGN-PRIORITY-APPL-NO: GB 03549/78

FOREIGN-PRIORITY-APPL-DATE: January 28, 1978


United States Patent [19]
Hill et al.

 US-PAT-NO: 5,091,825
 Date of Patent: Feb. 25, 1992

[14] ORTHOGONAL BONDING METHOD AND EQUIPMENT

[15] Inventor: William H. Hill; Dale W. Cawelti, both of Carlsbad, Calif.

[13] Assignee: Hughes Aircraft Company, Los Angeles, Calif.

[21] Appl. No.: 243,756

[22] Filed: Apr. 26, 1989

 Related U.S. Application Data
 [62] Division of Ser. No. 174,566, Mar. 29, 1988, Pat. No. 4,858,819.

 [51] Int. Cl.: F25B 9/00
 U.S. Cl.: 251/404; 257/60; 257/102; 257/141; 253/260

[52] Field of Search: 174,524; 253,260; 174,514; 253; 251/352, 355, 395, 397, 400, 403, 404, 405, 426, 429, 430, 431, 432; 439/61, 69, 74, 357/69, 70, 69, 80; 25/127, 810

[56] References Cited
U.S. PATENT DOCUMENTS

 4,459,071 12/1984 McElroy
 4,477,141 1/2/1985 Pensep
 4,412,941 1/2/1984 Foxon et al.
 4,494,631 1/15/1985 Neumann et al.
 4,399,939 10/15/1983 De Givry et al.


Primary Examiner—Leo P. Pistor

 Assistant Examiner—Donald A. Sparks
 Attorney, Agent, or Firm—Turge Gudmund; Wanda K. Dawson-Low

[57] ABSTRACT

Wire bonds are closely spaced about the edge of a semiconductor chip device (100) in an orthogonal array. Even though the wires may have a fan out pattern to their second bond locations, close spacing of the first bond pads is achieved by use of rectangular pads (150) having their long dimension all perpendicular to the edge of the chip. The wires are then bent along lines perpendicular to the chip edge and then bending the wires to extend to the second bond.

3 Claims, 2 Drawing Sheets





United States Patent [REDACTED]
Cipolla et al.

US5173763A
[11] Patent Number: 5,173,763
[45] Date of Patent: Dec. 22, 1992

[90] ELECTRONIC PACKAGING WITH VARYING HEIGHT CONNECTORS

[91] Inventor: Thomas M. Cipolla, Hopewell Junction; Paul W. Coteus, Yorktown Heights; Robert H. Katyl, Robert J. Kelleher, both of Vestal; Paul A. Moskowitz, Yorktown Heights, all of N.Y.

[73] Assignee: International Business Machines Corporation, Armonk, N.Y.

[21] Appl. No.: 034,179

[22] Filed: Feb. 11, 1991

[31] Int. Cl.: H01L 21/66; H01L 23/12

[52] U.S. Cl.: 257/735, 257/737, 257/673

[54] Field of Search: 257/735, 257/737, 257/70, 257/673

[56] References Cited

U.S. PATENT DOCUMENTS

4,481,828 1/919 Nigl et al. 257/673
4,871,064 3/909 Lin et al. 257/673
4,811,267 3/1990 Alowich et al. 257/702
4,959,700 5/1991 Dumanay et al. 257/702
FOREIGN PATENT DOCUMENTS
0213433 9/1985 European Pat. Off. 257/673
0082556 5/1990 European Pat. Off. 257/673
55-112339 5/1990 Japan 257/702
55-143380 11/1990 Japan 257/673

65-25813 10/1982 Japan 257/702
22272 12/1987 Netherlands 257/702
22273 12/1987 Switzerland 257/702
12235 1/1988 United Kingdom

OTHER PUBLICATIONS


IBM Technical Disclosure Bulletin, vol. 22, No. 7, Dec. 1979, pp. 2734-2735 "Double Mask System For Solder Bump Formation" by P. A. Tora
IBM Technical Disclosure Bulletin, vol. 20, No. 4, Sep. 1977, p. 1514 "Oversize Pads For Increased Creep Resistance" by R. Hardick et al.

Primary Examiner—Eugene R. Laroche
Assistant Examiner—Viet Q. Nguyen
Attorney, Agent or Firm—David P. Morris; Alvin J. Riddle

[37] ABSTRACT

In joining conductors at different levels on a carrier to constant locations on a planar substrate, round shaped connectors are employed, with the height of each rounded shape corresponding to the level of the particular conductor to which it is bonded. The rounded shaped connectors are formed using planar processes of controlled volume deposition, surface tension shaping, or reflow, and physical deformation. The height of the round shaped connectors is unidirectionally manipulated from the volume deposited bounded by the substrate pad after surface tension results the stamp or reflowing.

9 Claims, 4 Drawing Sheets



US-PAT-NO: 5173763

DOCUMENT-IDENTIFIER: US 5173763 A

TITLE: Electronic packaging with varying height connectors

DATE-ISSUED: December 22, 1992

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE
COUNTRY RULE 47

Cipolla; Thomas M. Hopewell Junction NY N/A

N/A N/A

Coteus; Paul W. Yorktown Heights NY N/A

N/A N/A

Katyl; Robert H. Vestal NY N/A

N/A N/A

Kelleher; Robert J. Vestal NY N/A

N/A N/A

Moskowitz; Paul A. Yorktown Heights NY N/A
N/A N/A

ASSIGNEE INFORMATION:

NAME CITY STATE ZIP CODE
COUNTRY TYPE CODE

International Business Armonk NY N/A

N/A 02

Machines Corporation

ATTN. NO. 5-254150